MDAC synapse for analog neural networks by Harrison, Reid R. & Kier, Ryan J.
AN MDAC SYNAPSE FOR ANALOG NEURAL NETWORKS
R y a n  J . K ie r  , R e id  R . H a r r is o n  , a n d  R a n d a l l  D . B e e r
^University o f Utah, Department o f Electrical and Computer Engineering
Salt Lake City, UT
Case Western Reserve University, Department of Electrical Engineering and Computer Science
Cleveland, OH
ABSTRACT
Efficient weight storage and multiplication are important 
design challenges which must be addressed in analog 
neural network implementations. Many schemes which 
treat storage and multiplication separately have been 
previously reported for implementation of synapses. We 
present a novel synapse circuit that integrates the weight 
storage and multiplication into a single, compact 
multiplying digital-to-analog converter (MDAC) circuit. 
The circuit has a small layout area (5400 (im2 in a 1.5-(am 
process) and exhibits good linearity over its entire input 
range. We have fabricated several synapses and 
characterized their responses. Average maximum INL 
and DNL values of 0.2 LSB and 0.4 LSB, respectively, 
have been measured. We also report on the performance 
of an analog recurrent neural network which uses these 
new synapses.
1. INTRODUCTION
Many implementations of analog neural networks have 
been developed over the past 15 years. Two critical 
issues in analog neural networks are weight storage and 
multiplication, often referred to collectively as a synapse. 
Synapse implementations vary widely among reported 
analog neural networks. Weight storage can be 
accomplished by either analog or digital circuit techniques 
while multiplication is usually performed by a Gilbert 
multiplier.
Analog weight storage is typically implemented by 
storing charge on a capacitor. This charge must be 
refreshed periodically and therefore requires additional 
programming circuitry that is constantly operating. 
However, dynamic capacitive memories have often been 
favored by designers interested incorporating on-line, on- 
chip learning [1,2]. These analog memories have the 
advantage of small layout area, but they achieve this 
layout savings at the cost of increased power dissipation 
in the required refresh circuitry.
Floating-gate synapses offer an alternative to 
capacitive analog memory [3,4], Floating-gate storage 
also boasts small layout areas, but requires special high-
voltage programming circuitry on chip. Furthermore, 
additional feedback circuitry is usually required for 
accurate programming.
Digital weight storage has been less popular, but it 
has the advantage of a simple programming interface. 
Digital weights can be stored in all of the familiar digital 
memory structures: DRAM, SRAM, or EEPROM. Since 
all computation is performed in the analog domain, digital 
weights must be converted to analog signals through the 
use of DACs [5],
The Gilbert multiplier circuit is the most popular 
technique used in analog neural networks. Variations of 
the Gilbert multiplier have been proposed for various 
neural networks [5,6,7], Other transconductance 
multiplication techniques have also been reported. In [2], 
an extended-range transconductance amplifier is used to 
multiply three quantities by each other. All of these 
multiplication circuits behave as expected only for limited 
signal swings; for large inputs, all of these circuits exhibit 
saturating nonlinearity.
We propose a new synapse circuit to be used in 
analog neural networks. Our synapse employs digital 
weight storage and gives a response that is linear over all 
possible input levels using a current-mode multiplying 
digital-to-analog converter (MDAC). MDAC synapses 
have the advantage of being able to solve the weight 
storage and multiplication problems using a single piece 
of hardware.
In Section 2 we describe the design of this MDAC 
synapse. In Section 3 we present linearity measurements 
taken for a large number of our synapses. In Section 4 we 
demonstrate the use of the synapse in a small analog 
neural network chip and compare measured to simulated 
results. We conclude the report in Section 5.
2. MDAC SYNAPSES
2.1. Previously reported MDAC synapses
To our knowledge, MDAC synapses have been reported 
twice before in the literature. Boser et al. employed a 
current-mode MDAC which multiplied a digital input by 
an analog weight [8], The weight was stored on a
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Figure 1 Circuit diagram for a 5-bit R-2R pMOS MDAC and 
its symbol (inset).
capacitor which set the VCs for a set of transistors with 
binary-weighted width-to-length ratios. The digital input 
was used to select which currents would sum to produce 
the output. More recently, a voltage-mode MDAC 
synapse that multiplies an analog differential voltage by a 
digital weight has been reported [9]. Unfortunately, this 
scheme occupies a prohibitively large amount of layout 
area (1.35-mm2 in a 1.2-jxm process).
2.2. Proposed MDAC synapse
Our proposed MDAC synapse is a compact current-mode 
circuit which multiplies an input current by a digital 
weight. The circuit diagram for our proposed synapse is 
shown in Fig. 1. The operation of the circuit is based on 
the familiar R-2R resistive current divider. Here, 
however, pMOS transistors are used in place of 
polysilicon resistors to save chip area.
In [10], Vittoz and Arreguit introduced the concept of 
a pseudo Ohm’s law for MOSFETs. Simply stated, a 
network of MOSFETs sharing the same gate voltage is 
linear with respect to currents but not voltages. Further, 
the current through each transistor is determined only by 
its geometry. This allows one to borrow resistive current 
division networks and incorporate them directly into 
VLSI circuits without using large resistors.
Each transistor in Fig. 1 is drawn with identical width 
and length. The pseudo-resistance of a MOS transistor is 
determined only by its width-to-length ratio. We can 
denote the pseudo-resistance of each transistor as R. The 
specific value of R  is not important. The 2R  ‘resistance’ 
is provided by series combination of the switching 
transistor (MSWxu or MSWxb) and the branch transistor (MBx). 
Note that in each branching section, only one switching 
transistor is on at a time because the pair is driven with 
complementary signals. Therefore, each downward branch 
of the ladder provides a ‘resistance’ of 2R to ground. The 
current in each branch is switched to ground or onto the 
output node, which may not be at the same potential as the 
circuit ground. However, all that is required for MOS 
pseudo-resistor circuits is a large network voltage drop to 
keep the switch transistors MSWxv in saturation. This
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Figure 2 Mean nonlinearity measures for 32 MDAC's. 
Differential nonlinearity peaks at codc changcs from 7 to 8. This 
is causcd by uneven current splitting at each stage o f the R-2R 
structure.
concept is referred to as a ‘pseudo-ground’ [10]. This 
feature of MOS pseudo-resistive networks removes the 
need for an op-amp providing a virtual ground (which is 
required in resistive implementations).
Negative weights are realized by directing the output 
current of the MDAC into an nMOS current mirror, 
reversing the current flow. An additional set of switching 
transistors controlled by a digital input, Ssicn, is used to 
direct the output of the MDAC either through an nMOS 
mirror or directly to the output node. The transfer 
characteristic for the 5-bit MDAC in Fig. 1 is given by




is the stored weight. It can be seen from (2) that weight 
magnitudes are always less than one. If larger weights are 
desired, additional current gain may be added before or 
after the MDAC circuit. This is most easily accomplished 
by increasing the size of the current mirror supplying ItN.
The 5-bit MDAC described above occupies an area 
90 jxm by 60 jxm (5400 jxm2 in a 1.5-jxm process). The 
total synapse area depends on the choice of SRAM cells 
used to store the weight. Our initial implementation uses 
a SRAM cell based on a resettable D-Iatch. Consequently, 
the layout area required for weight storage is roughly five 
times the layout area for the MDAC. The area impact of 
weight storage circuitry will be reduced in future 
implementations by using a simpler SRAM cell.
This MDAC synapse has been incorporated into a 
four-neuron analog recurrent neural network chip. Each 
chip contains 20 MDAC synapses implemented in AMI’s 
1.5-jxm two metal, two poly CMOS process through 
MOSIS. The design and operation of the neural network 
chip are described in Section 4.
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Figure 3 Histogram o f gain errors for 32 MDAC's. The mean 
error is 5% and the maximum is 18.2%.
3. C I R C U I T  L I N E A R T I Y
The response characteristics for 32 MDAC synapses were 
measured on two chips (16 synapses per chip). Standard 
linearity measures—integral nonlinearity (INL) and 
differential nonlinearity (DNL)—were computed for each 
MDAC. Fig. 2 shows plots of the average of the absolute 
value of the INL and DNL at each weight value. The 
error bars in Fig. 2 denote one standard deviation above 
and below the mean.
INL was computed as the difference between the 
least-squares linear fit and the measured data. Data was 
not normalized before computing INL; instead, a 
histogram of the gain errors is shown in Fig. 3.
The gain errors shown in Fig. 3 are not the result of 
the R-2R structure. Rather, the gain errors reflect device 
mismatch in three cascaded current mirrors through which 
input current must pass. Only the last current mirror, 
where gain is added, should be considered part of the 
MDAC circuit, but it was not possible to isolate every 
MDAC input during testing. Instead, a single master bias 
supplied the input current to all MDACs. As a result, large 
gain errors, which are not typical of the MDAC circuit, 
were measured.
The maximum INL was measured to be 0.7 LSB and 
the maximum DNL was 1.1 LSB. Only two MDACs had 
a maximum DNL value greater than 0.7 LSB. These 
linearity figures are not impressive when compared with 
those measured from general purpose DAC circuits. 
However, the layout area occupied by our DAC is only a 
small fraction of what more general purpose DACs 
require.
The mean response (with error bars denoting one 
standard deviation) of all 32 MDACs tested is shown in 
Fig. 4. Also shown in Fig. 4 is the response of a 
randomly-chosen MDAC along with its least-squares fit. 
The effects of the gain errors are clearly evident in this
MDAC Transfer Characteristic
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Figure 4 -  Measured response for a randomly-chosen 5-bit 
MDAC. Also shown is the mean response o f 32 MDACs. 
plot. The standard deviation grows large at the extremes 
of the input.
4. R E C U R R E N T  N E U R A L  N E T W O R K  
A P P L I C A T I O N
We have fabricated a four-neuron chip which implements 
a continuous-time recurrent neural network (CTRNN). 
Each CTRNN neuron’s behavior is described by the 
nonlinear differential equation 
i . N 
T i ~  = "  v/ + X  WU ' + ° J ) (3) 
j =1
where
is the logistic sigmoid function [11],
The circuit diagram for a single CTRNN neuron is 
shown in Fig. 5. In this implementation, a subthreshold 
differential pair is used to realize the logistic sigmoid 
function. Its transfer function is described by
----- lj^ r -  (5)
l + e
where UT= kT/q » 26 mV is the thermal voltage, k  ~ 0.7 is 
the gate coupling coefficient, and IB is the bias current 
[12], Our 5-bit MDAC synapses provide programmable 
connections between neurons. External RC  networks give 
the neurons the dynamic behavior described by (3). The 
time constant, t -„ in (3) is set by the product of R and C. 
The value of the resistance R, is fixed and given by
UT
R = 4 — J -  (6)
fd B
This value corrects for the scaling introduced by (5) and 
provides an additional gain. The value of C is selected to 
give each neuron the desired time constant.
In this CTRNN implementation, we wish to use the 
network as a pattern generator as opposed to a pattern
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neuron CTRNN.
recognizer. Therefore, no external input connections to 
the neurons are available. The outputs of the neurons 
model the mean firing rate of motor neurons found most 
animal spinal cords. In animals, such temporal patterns 
are produced by central pattern generators [13], 
interconnected networks of nerve cells that autonomously 
generate rhythmic activity for behaviors such as walking 
and breathing.
4.1. CTRNN results
Fig. 6 shows a single cycle of the CTRNN chip output 
plotted on the same set o f axes as the output of the 
simulated CTRNN. The network weights and biases were 
rounded to the nearest integer in the simulation to 
facilitate comparison. Time constants were selected using 
the nearest standard capacitance values.
The network shows good matching on neurons 1, 2, 
and 4. The output of neuron 3 does not match simulation 
as well, but the shape of the waveform is comparable to 
simulation. All of the on-chip neurons have amplitudes 
that differ from the simulation values, with neuron 3 
showing the largest difference. This difference in 
amplitude is due to transistor mismatch on the output 
current mirrors.
5. CONCLUSIONS
We have presented a new synapse circuit design for use in 
analog neural networks. The synapse utilizes a current­
mode multiplying DAC based on familiar R-2R circuits. 
The synapse is compact, requiring only 5400-jxm2 in a 
standard 1.5-jim CMOS process, and is linear over its 
entire input range. We have also shown that the synapse 
circuit is suitable for implementing continuous time 
recurrent neural networks and the behavior of such 
networks matches simulation well.
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